

MCGINN & GIBB, PLLC
A PROFESSIONAL LIMITED LIABILITY COMPANY
PATENTS, TRADEMARKS, COPYRIGHTS, AND INTELLECTUAL PROPERTY LAW
8321 OLD COURTHOUSE ROAD, SUITE 200
VIENNA, VIRGINIA 22182-3817
TELEPHONE (703) 761-4100
FACSIMILE (703) 761-2375; (703) 761-2376

**APPLICATION
FOR
UNITED STATES
LETTERS PATENT**

APPLICANT: MAKOTO MIURA

**FOR: DRIVER INCLUDING VOLTAGE-
FOLLOWER-TYPE OPERATIONAL
AMPLIFIER WITH HIGH DRIVING POWER
AND DISPLAY APPARATUS USING THE
SAME**

DOCKET NO.: NEC-556-US

DRIVER INCLUDING VOLTAGE-FOLLOWER-TYPE
OPERATIONAL AMPLIFIER WITH HIGH DRIVING POWER AND
DISPLAY APPARATUS USING THE SAME

5 BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a driver including a voltage-follower-type operational amplifier used in driving data lines (signal lines) of a display apparatus such as a liquid crystal display (LCD) apparatus.

Description of the Related Art

In a display apparatus such as an active matrix type LCD apparatus where a plurality of pixels each formed by one thin film transistor (TFT) and one pixel capacitor are provided at intersections between a plurality of data lines (or signal lines) and a plurality of gate lines (or scan lines), drivers are provided to drive the data lines.

A prior art driver is constructed by a voltage-follower-type operational amplifier which is divided into an input stage formed by two parallel differential amplifiers for realizing an input wide range and an output stage formed by a single-end push-pull circuit for realizing an output wide range. Also, in order to rapidly converge a transient state to an equilibrium state, the driving ability is enhanced by increasing bias currents flowing through the differential amplifiers of the input stage using the feedback control of the output stage (see: JP-A-11-088076). This will be explained later in detail.

In the above-described prior art driver, however, when a transient state is rapidly converged to an equilibrium state, the driving ability is enhanced by increasing the bias currents, which would increase the power consumption.

SUMMARY OF THE INVENTION

It is an object of the present invention to provide a driver capable of enhancing the driving ability without increasing the power consumption.

5 Another object is to provide a data line driver circuit used in a display apparatus including such a driver.

According to the present invention, in a driver, a voltage-follower-type operational amplifier receives current input data to generate an output signal. A transient state
10 detecting circuit detects a transient state in the current input data to generate a first pulse signal when the current input data is increased and generate a second pulse signal when the current input data is decreased. A switch circuit
15 substantially increases corresponding load currents flowing through the voltage-follower-type operational amplifier in accordance with the first and second pulse signals.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be more clearly
20 understood from the description set forth below, as compared with the prior art, with reference to the accompanying drawings, wherein:

Fig. 1 is a circuit diagram illustrating a prior art LCD apparatus;

25 Fig. 2 is a detailed circuit diagram of the driver of Fig. 1;

Fig. 3 is a circuit diagram illustrating an embodiment of the LCD apparatus according to the present invention;

30 Fig. 4 is a detailed circuit diagram illustrating a first example of the switches and the voltage-follower-type operational amplifier of Fig. 3;

Fig. 5 is a timing diagram for explaining the operation of the LCD apparatus of Fig. 3;

Figs. 6, 7 and 8 are detailed circuit diagrams of second, third and fourth examples of the driver of Fig. 3;

Figs. 9, 10, 11 and 12 are circuit diagrams of modifications of the drivers of Figs. 4, 6, 7 and 8, respectively;

Fig. 13 is a circuit diagram of a modification of the output stage of the circuits of Figs 4, 6, 7 and 8; and

Fig. 14 is a circuit diagram of a modification of the output stage of the circuits of Figs. 9, 10, 11 and 12.

DESCRIPTION OF THE PREFERRED EMBODIMENT

Before the description of the preferred embodiment, a prior art LCD apparatus will be explained with reference to Figs. 1 and 2.

In Fig. 1, which illustrates a prior art LCD apparatus, reference numeral 1 designates a panel having $m \times n$ dots where m is 640 and n is 480, for example. That is, the panel 1 includes m data lines (or signal lines) DL_1, DL_2, \dots, DL_m driven by a data line driver circuit 2, n gate lines (or scan lines) GL_1, GL_2, \dots, GL_n driven by a gate line driver circuit 3, and $m \times n$ pixels P_{ij} ($i=1, 2, \dots, m; j=1, 2, \dots, n$) each located at one intersection between the data lines DL_1, DL_2, \dots, DL_m and the gate lines GL_1, GL_2, \dots, GL_n . Each of the pixels P_{ij} is constructed by one thin film transistor (TFT) Q_{ij} such as Q_{22} and one pixel capacitor C_{ij} such as C_{22} including liquid crystal connected between the TFT Q_{ij} and a common electrode to which a common voltage V_{COM} is applied.

The data line driver circuit 2 is constructed by a shift register circuit 21 for shifting a horizontal start pulse signal (HST) in synchronization with a horizontal clock signal HCK to sequentially generate latch signals LA_1, LA_2, \dots, LA_m , data register circuits 221, 222, $\dots, 22m$ for latching an 8-bit gradation video signal VD in accordance with the latch

signals LA1, LA2, ..., LA_m, respectively, to generate digital video data D1, D2, ..., D_m, digital/analog (D/A) converters 231, 232, ..., 23_m for performing D/A conversions upon the digital video signals D1, D2, ..., D_m, respectively, and drivers 241, 242, ..., 24_m for amplifying analog output voltages of the D/A converters 231, 232, ..., 23_m, respectively, to supply them to the corresponding data lines DL₁, DL₂, ..., DL_m.

Thus, analog video signals corresponding the digital video data D1, D2, ..., D_m are supplied to the data lines DL₁, DL₂, ..., DL_m, respectively.

The gate line driver circuit 3 is constructed by a shift register circuit for shifting a vertical start pulse signal VST in synchronization with a vertical clock signal VCK to sequentially generate gate line signals on the gate lines GL₁, GL₂, ..., GL_n.

A signal processing unit 4 is provided to supply the signals HST, HCK, VD, VST, VCK and the like to the data line driver circuit 2 and the gate line driver circuit 3.

Each of the drivers 241, 242, ..., 24_m is constructed by a voltage-follower-type operational amplifier as illustrated in Fig. 2 (see: JP-A-11-088076).

In Fig. 2, the voltage-follower-type operational amplifier is divided into an input stage ST1 and an output stage ST2.

The input stage ST1 is constructed by two differential amplifiers DA1 and DA2 connected in parallel between a high potential side power supply terminal V_{DD} and a low potential side power supply terminal V_{SS}.

The differential amplifier DA1 is constructed by a differential pair formed by N-channel MOS transistors N1 and N2 having gates connected to input terminals IN+ and IN-, respectively, and a common source connected to a current source I1, a current mirror circuit formed by P-channel MOS

transistors P1 and P2, and a current mirror circuit formed by P-channel MOS transistors P3 and P4.

In the current mirror circuit (P1, P2), the drain of the P-channel MOS transistor P1 serves as an input and is connected to the drain of the N-channel MOS transistor N1, and the drain of the P-channel MOS transistor P2 serves as an output.

In the current mirror circuit (P3, P4), the drain of the P-channel MOS transistor P3 serves as an input and is connected to the drain of the N-channel MOS transistor N2, and the drain of the P-channel MOS transistor P4 serves as an output.

Also, the current source I1 is connected to the low potential side power supply terminal V_{SS} , while the sources of the P-channel MOS transistors P1, P2, P3 and P4 are connected to the high potential side power supply terminal V_{DD} . In this case, the P-channel MOS transistors P1 and P3 serve as active loads of the differential amplifier DA1.

On the other hand, the differential amplifier DA2 is constructed by a differential pair formed by P-channel MOS transistors P5 and P6 having gates connected to the input terminals IN- and IN+, respectively, and a common source connected to a current source I2, and a current mirror circuit formed by N-channel MOS transistors N3 and N4.

In the current mirror circuit (N3, N4), the drain of the N-channel MOS transistor N3 serves as an input and is connected to the drain of the P-channel MOS transistor P5, and the drain of the N-channel MOS transistor N4 serves as an output.

Also, the current source I2 is connected to the high potential side power supply terminal V_{DD} , while the sources of the N-channel MOS transistors N3 and N4 are connected to the low potential side power supply terminal V_{SS} . In this case,

the N-channel MOS transistors N3 and N4 serve as active loads of the differential amplifier DA2.

The output of the current mirror circuit (P1, P2), i.e., the drain of the P-channel MOS transistor P2 is connected to the input of the current mirror circuit (N3, N4), i.e., the drain of the N-channel MOS transistor N3. Also, the output of the current mirror circuit (P3, P4), i.e., the drain of the P-channel MOS transistor P4 is connected to the output of the current mirror circuit (N3, N4), i.e., the drain of the N-channel MOS transistor N4.

Further, an N-channel MOS transistor N5 is connected in parallel to the current source I1 to substantially increase a bias current flowing through the differential amplifier DA1, and a P-channel MOS transistor P7 is connected in parallel to the current source I2, to substantially increase a bias current flowing through the differential amplifier DA2. That is, in an equilibrium state where the voltage at the input terminal IN+ is close to the voltage at the input terminal IN-, the bias current flowing through the differential amplifier DA1 is determined by only the current source I1, and the bias current flowing through the differential amplifier DA2 is determined by only the current source I2.

On the other hand, in a transient state where the voltage at the input terminal IN+ is higher or lower than the voltage at the input terminal IN-, in order to rapidly converge this transient state to an equilibrium state, the N-channel MOS transistor N5 or the P-channel MOS transistor P7 is turned ON by the feedback of internal signals of the output stage ST2 to substantially increase the corresponding bias current, thus increasing the driving ability. This will be explained in detail later.

The output stage ST2 is constructed by a single-end

push-pull circuit formed by a P-channel MOS transistor P11 and an N-channel MOS transistor N11 connected in series between the high potential side power supply terminal V_{DD} and the low potential side power supply terminal V_{SS} , and a phase

5 compensation capacitor C1 connected between the drain and gate of the N-channel MOS transistor N11. The output voltage of the input stage ST1, i.e., the voltage at the drains of the P-channel MOS transistor P4 and the N-channel MOS transistor N4 is supplied to the gate of the N-channel MOS transistor N11,
10 while the output voltage of the input stage ST1 is supplied via a level shift circuit formed by N-channel MOS transistors N12 and N13 and current sources I11 and I12 to the gate of the P-channel MOS transistor P11.

The gate voltage of the N-channel MOS transistor N11
15 is fed back to the N-channel MOS transistor N5 of the input stage ST1, and the gate voltage of the P-channel MOS transistor P11 is fed back to the P-channel MOS transistor P7 of the input stage ST1.

If the voltage at the input terminal IN+ is lower
20 than the voltage at the output terminal OUT (i.e., the input terminal IN-), the drain voltage of the P-channel MOS transistor P11 (i.e., the gate voltage of the N-channel MOS transistor N11) is increased, so that the N-channel MOS transistor N5 is turned ON, thus substantially increasing the
25 bias current flowing through the differential amplifier DA1. Thus, the driving ability of the differential amplifier DA1 is enhanced.

On the other hand, if the voltage at the input
terminal IN+ is higher than the voltage at the output terminal
30 OUT (i.e., the input terminal IN-), the drain voltage of the N-channel MOS transistor N2 is increased, so that the drain voltage of the P-channel MOS transistor P4 (i.e., the input voltage of the level shift circuit (N12, N13, I11, I12) is

decreased. Therefore, the output voltage of the level shift circuit (N12, N13, I11, I12) (i.e., the gate voltage of the P-channel MOS transistor P11) is decreased, so that the P-channel MOS transistor P7 is turned ON, thus substantially
 5 increasing the bias current flowing through the differential amplifier DA2. Thus, the driving ability of the differential amplifier DA2 is enhanced.

In the driver of Fig. 2, however, in a transient state, since the driving ability is enhanced by increasing
 10 bias currents, not only are the load currents flowing through the current mirror circuits (P1, P2), (P3, P4) and (N3, N4) increased, but also the currents flowing through the differential pairs (N1, N2) and (P5, P6) are also increased, so that the power consumption is enormously large.

15 In Fig. 3, which illustrates an embodiment of the LCD apparatus according to the present invention, the drivers 241, 242, ... of Fig. 1 are replaced by drivers 241', 242', ..., respectively.

The driver 241' (242', ...) is constructed by a data
 20 register circuit 2411 (2421, ...) for latching the digital video data D1 (D2, ...) of the data register circuit 221 (222, ...) in accordance with the latch signal LA1 (LA2, ...) to generate digital video data D1' (D2', ...). That is, the digital video data D1' (D2', ...) is a previous data of the digital video
 25 data D1 (D2, ...) before one horizontal period. The driver 241' (242', ...) is further constructed by a digital comparator 2412 (2422, ...) for comparing the digital video data D1 (D2, ...) with the digital video data D1' (D2', ...), two one-shots (monostable multivibrators) 2413 and 2414 (2423 and 2424, ...),
 30 switches 2415 and 2416 (2425 and 2426, ...) and a voltage-follower-type operational amplifier 2415 (2425, ...).

When the digital video data such as D1 is larger than the digital video data such as D1', the output signal S1 of

the digital comparator such as 2412 is high. On the other hand, when the digital video data such as $D1$ is not larger than the digital video data such as $D1'$, the output signal $S1$ of the digital comparator such as 2412 is low.

5 The one-shot such as 2413 is triggered by a rising edge of the output signal $S1$ of the digital comparator 2412, while the one-shot such as 2414 is triggered by a falling edge of the output signal $S1$ of the digital comparator 2412. Therefore, when the digital video data $D1$ is increased so that
10 $D1 > D1'$, the output signal $S1$ of the digital comparator 2412 is switched from low to high. As a result, the one-shot 2413 generates a pulse signal having a duration τ to turn ON the switch 2415. On the other hand, when the digital video data $D1$ is decreased so that $D1 < D1'$, the output signal $S1$ of the
15 digital comparator 2412 is switched from high to low. As a result, the one-shot 2414 generates a pulse signal having a duration τ to turn ON the switch 2416.

 If each of the switches 2415 and 2416 is formed by a P-channel MOS transistor or a PNP-type bipolar transistor,
20 the pulse signals generated from the one-shots 2413 and 2414 are low. On the other hand, if each of the switches 2415 and 2416 is formed by an N-channel MOS transistor or an NPN-type bipolar transistor, the pulse signals generated from the one-shots 2413 and 2414 are high.

25 In Fig. 4, which is a detailed circuit diagram of a first example of the switches 2415 and 2416 and the voltage-follower-type operational amplifier 2417 of Fig. 3, the N-channel MOS transistor $N5$ and the P-channel MOS transistor $P7$ of Fig. 2 are deleted. Instead of this, the
30 switch 2415 of Fig. 3 is connected between the high potential side power supply line V_{DD} and the input of the current mirror circuit ($N3$, $N4$), and the switch 2416 of Fig. 3 is connected between the high potential side power supply line V_{DD} and the

output of the current mirror circuit (N3, N4).

The operation of the LCD apparatus of Figs. 3 and 4 is explained next with reference to Fig. 5. In a first horizontal period T1, assume that the digital video data D1 stored in the data register circuit 221 is in an equilibrium state, i.e., $D1 = D1' = DA$, and accordingly, the voltage at the data line DL_1 is also in an equilibrium state, i.e., $DL_1 = VA$.

First, at time $t1$ which belongs to a second horizontal period, the digital video data D1 stored in the data register circuit 221 is increased from DA to DB, so $D1 = DB$ and $D1' = DA$. Therefore, the control enters an equilibrium state where the differential pair (N1, N2) and the differential pair (P5, P6) are imbalanced. As a result, the voltage at the data line DL_1 rises as indicated by a dotted line X1. Additionally, in this case, when the output signal S1 of the digital comparator 2412 is switched from low to high, the one-shot 2413 generates a low pulse signal to turn ON the switch 2415. Here, since the switch 2415 is a P-channel MOS transistor or an NPN-type bipolar, this pulse signal is low. However, if the switch 2415 is an N-channel MOS transistor or a PNP-type bipolar transistor, this pulse signal is high. As a result, a current is supplied from the high potential side power line V_{DD} via the switch 2415 to the input of the current mirror circuit (N3, N4), so that load currents flowing through the current mirror circuit (N3, N4) are increased. As a result, the output voltage of the current mirror circuit (N3, N4), i.e., the drain voltage of the N-channel MOS transistor N4 is pulled down for the time period τ . Therefore, the gate voltage of the N-channel MOS transistor N6 is pulled down, and also, the gate voltage of the P-channel MOS transistor P11 is pulled down, so that the voltage at the data line DL_1 is eventually increased as indicated by a solid line X2, thus rapidly

converging to a voltage V_B corresponding to the digital video data DB.

Thus, the driving ability of the differential amplifier DA1 is enhanced by substantially increasing the load currents flowing through the current mirror circuit (N3, N4) using the switch 2415. In this case, the bias current flowing through the current source I2 is not increased, so that the currents flowing through the differential pair (P5, P6) are not increased, which would reduce the power consumption.

Next, at time t_2 which belongs to a third horizontal period, the digital video data D1 stored in the data register circuit 221 is decreased from DB to DC, so $D1 = DC$ and $D1' = DB$. Therefore, the control enters an equilibrium state where the differential pair (N1, N2) and the differential pair (P5, P6) are imbalanced. As a result, the voltage at the data line DL_1 falls as indicated by a dotted line Y1. Additionally, in this case, when the output signal S1 of the digital comparator 2412 is switched from high to low, the one-shot 2414 generates a low pulse signal to turn ON the switch 2416. Here, since the switch 2416 is a P-channel MOS transistor or an NPN-type bipolar transistor, this pulse signal is low. However, if the switch 2416 is an N-channel MOS transistor or a PNP-type bipolar transistor, this pulse signal is high. As a result, a current is supplied from the high potential side power supply line V_{DD} via the switch 2416 to the output of the current mirror circuit (N3, N4), so that a load current flowing through the current mirror circuit (N3, N4) is substantially increased. In this case, however, since the gate voltage of the N-channel MOS transistor N4 is not increased to make the N-channel MOS transistor N4 in a saturated state, the drain voltage of the N-channel MOS transistor N4 is pulled up for the time period τ . Therefore, the gate voltage of the N-channel MOS transistor N11 is pulled up, and also, the gate voltage of the

P-channel MOS transistor M8 is pulled up, so that the voltage at the data line DL_1 is eventually decreased as indicated by a solid line Y2, thus rapidly converging to a voltage VC corresponding to the digital video data DC.

5 Thus, the driving ability of the differential amplifier DA1 is enhanced by substantially increasing the load current flowing through the N-channel MOS transistor N4 using the switch 2416. Even in this case, the bias current flowing through the current source I2 is not increased, so that the
10 currents flowing through the differential pair (P5, P6) are not increased, which would reduce the power consumption.

 In Fig. 6, which is a detailed circuit diagram of a second example of the switches 2415 and 2416 and the voltage-follower-type operational amplifier 2417 of Fig. 3,
15 the switch 2415 of Fig. 3 is connected between the low potential side power supply line V_{SS} and the output of the current mirror circuit (N3, N4), and the switch 2416 of Fig. 3 is connected between the high potential side power supply line V_{DD} and the output of the current mirror circuit (N3, N4)
20 of Fig. 4.

 The operation of the LCD apparatus of Figs. 3 and 6 is explained next with reference to Fig. 5. In a first horizontal period T1, assume that the digital video data D1 stored in the data register circuit 221 is in an equilibrium
25 state, i.e., $D1 = D1' = DA$, and accordingly, the voltage at the data line DL_1 is also in an equilibrium state, i.e., $DL_1 = VA$.

 First, at time $t1$ which belongs to second horizontal period, the digital video data D1 stored in the data register
30 circuit 221 is increased from DA to DB, so $D1 = DB$ and $D1' = DA$. Therefore, the control enters an equilibrium state where the differential pair (N1, N2) and the differential pair (P5, P6) are imbalanced. As a result, the voltage at the data line

DL₁ rises as indicated by a dotted line X1. Additionally, in this case, when the output signal S1 of the digital comparator 2412 is switched from low to high, the one-shot 2413 generates a pulse signal to turn ON the switch 2415. As a result, a
 5 current is supplied from the output of the current mirror circuit (N3, N4) via the switch 2415 the low potential side power supply line V_{ss}, so that a load current flowing through the N-channel MOS transistor N4 is substantially increased. As a result, the output voltage of the current mirror circuit
 10 (N3, N4), i.e., the drain voltage of the N-channel MOS transistor N4 is pulled down for the time period τ . Therefore, the gate voltage of the N-channel MOS transistor N11 is pulled down, and also, the gate voltage of the P-channel MOS transistor P11 is pulled down, so that the voltage at the data
 15 line DL₁ is eventually increased as indicated by a solid line X2, thus rapidly converging to a voltage V_B corresponding to the digital video data DB.

Thus, the driving ability of the differential amplifier DA1 is enhanced by substantially increasing the load
 20 current flowing through the current mirror circuit (N3, N4) using the switch 2415. In this case, the bias current flowing through the current source I2 is not increased, so that the currents flowing through the differential pair (P5, P6) are not increased, which would reduce the power consumption.

25 Next, at time t2 which belongs to third horizontal period, the digital video data D1 stored in the data register circuit 221 is decreased from DB to DC, so D1 = DC and D1' = DB. Therefore, the control enters an equilibrium state where the differential pair (N1, N2) and the differential pair (P5,
 30 P6) are imbalanced. As a result, the voltage at the data line DL₁ falls as indicated by a dotted line Y1. Additionally, in this case, when the output signal S1 of the digital comparator 2412 is switched from high to low, the one-shot 2414 generates

a pulse signal to turn ON the switch 2416. As a result, a current is supplied from the high potential side power supply line V_{DD} via the switch 2416 to the output of the current mirror circuit (N3, N4), so that a load current flowing through the current mirror circuit (N3, N4) is substantially increased. In this case, however, since the gate voltage of the N-channel MOS transistor N4 is not increased to make the N-channel MOS transistor N4 in a saturated state, the drain voltage of the N-channel MOS transistor N4 is pulled up for the time period τ . Therefore, the gate voltage of the N-channel MOS transistor N11 is pulled up, and also, the gate voltage of the P-channel MOS transistor M8 is pulled up, so that the voltage at the data line DL_1 is eventually decreased as indicated by a solid line Y2, thus rapidly converging to a voltage VC corresponding to the digital video data DC.

Thus, the driving ability of the differential amplifier DA1 is enhanced by substantially increasing the load current flowing through the N-channel MOS transistor N4 using the switch 2416. Even in this case, the bias current flowing through the current source I2 is not increased, so that the currents flowing through the differential pair (P5, P6) are not increased, which would reduce the power consumption.

In Fig. 7, which is a detailed circuit diagram of a third example of the switches 2415 and 2416 and the voltage-follower-type operational amplifier 2417 of Fig. 3, the switch 2415 of Fig. 3 is connected between the low potential side power supply line V_{SS} and the output of the current mirror circuit (N3, N4) of Fig. 4, and the switch 2416 of Fig. 3 is connected between the low potential side power supply line V_{SS} and the input of the current mirror circuit (N3, N4) of Fig. 4.

The operation of the LCD apparatus of Figs. 3 and 7 is explained next with reference to Fig. 5. In a first

horizontal period T1, assume that the digital video data D1 stored in the data register circuit 221 is in an equilibrium state, i.e., $D1 = D1' = DA$, and accordingly, the voltage at the data line DL_1 is also in an equilibrium state, i.e., $DL_1 = VA$.

First, at time $t1$ which belongs to a second horizontal period, the digital video data D1 stored in the data register circuit 221 is increased from DA to DB, so $D1 = DB$ and $D1' = DA$. Therefore, the control enters an equilibrium state where the differential pair (N1, N2) and the differential pair (P5, P6) are imbalanced. As a result, the voltage at the data line DL_1 rises as indicated by a dotted line X1. Additionally, in this case, when the output signal S1 of the digital comparator 2412 is switched from low to high, the one-shot 2413 generates a pulse signal to turn ON the switch 2415. As a result, a current is supplied from the output of the current mirror circuit (N3, N4) via the switch 2415 to the low potential side power supply line V_{SS} , so that a load current flowing through the N-channel MOS transistor N4 is substantially increased. As a result, the output voltage of the current mirror circuit (N3, N4), i.e., the drain voltage of the N-channel MOS transistor N4 is pulled down for the time period τ . Therefore, the gate voltage of the N-channel MOS transistor N11 is pulled down, and also, the gate voltage of the P-channel MOS transistor P11 is pulled down, so that the voltage at the data line DL_1 is eventually increased as indicated by a solid line X2, thus rapidly converging to a voltage VB corresponding to the digital video data DB.

Thus, the driving ability of the differential amplifier DA1 is enhanced by substantially increasing the load current flowing through the current mirror circuit (N3, N4) using the switch 2415. In this case, the bias current flowing through the current source I2 is not increased, so that the

currents flowing through the differential pair (P5, P6) are not increased, which would reduce the power consumption.

Next, at time t_2 which belongs to third horizontal period, the digital video data D1 stored in the data register circuit 221 is decreased from DB to DC, so $D1 = DC$ and $D1' = DB$. Therefore, the control enters an equilibrium state where the differential pair (N1, N2) and the differential pair (P5, P6) are imbalanced. As a result, the voltage at the data line DL_1 falls as indicated by a dotted line Y1. Additionally, in this case, when the output signal S1 of the digital comparator 2412 is switched from high to low, the one-shot 2414 generates a pulse signal to turn ON the switch 2416. As a result, a current is supplied from the input of the current mirror circuit (N3, N4) to the low potential side power supply line V_{ss} via the switch 2416, so that a load current flowing through the N-channel MOS transistor N4 is substantially increased. As a result, the drain voltage of the N-channel MOS transistor N4 is pulled up for the time period τ . Therefore, the gate voltage of the N-channel MOS transistor N11 is pulled up, and also, the gate voltage of the P-channel MOS transistor P11 is pulled up, so that the voltage at the data line DL_1 is eventually decreased as indicated by a solid line Y2, thus rapidly converging to a voltage V_C corresponding to the digital video data DC.

Thus, the driving ability of the differential amplifier DA1 is enhanced by substantially increasing the load current flowing through the N-channel MOS transistor N4 using the switch 2416. Even in this case, the bias current flowing through the current source I2 is not increased, so that the currents flowing through the differential pair (P5, P6) are not increased, which would reduce the power consumption.

In Fig. 8, which is a detailed circuit diagram of a fourth example of the switches 2415 and 2416 and the

voltage-follower-type operational amplifier 2417 of Fig. 3, the switch 2415 of Fig. 3 is connected between the high potential side power supply line V_{DD} and the input of the current mirror circuit (N3, N4) of Fig. 4, and the switch 2416 of Fig. 3 is connected between the low potential side power supply line V_{SS} and the input of the current mirror circuit (N3, N4) of Fig. 4.

The operation of the LCD apparatus of Figs. 3 and 8 is explained next with reference to Fig. 5. In a first horizontal period T1, assume that the digital video data D1 stored in the data register circuit 221 is in an equilibrium state, i.e., $D1 = D1' = DA$, and accordingly, the voltage at the data line DL_1 is also in an equilibrium state, i.e., $DL_1 = VA$.

First, at time t1 which belongs to second horizontal period, the digital video data D1 stored in the data register circuit 221 is increased from DA to DB, so $D1 = DB$ and $D1' = DA$. Therefore, the control enters an equilibrium state where the differential pair (N1, N2) and the differential pair (P5, P6) are imbalanced. As a result, the voltage at the data line DL_1 rises as indicated by a dotted line X1. Additionally, in this case, when the output signal S1 of the digital comparator 2412 is switched from low to high, the one-shot 2413 generates a pulse signal to turn ON the switch 2415. As a result, a current is supplied from the high potential side power line V_{DD} via the switch 2415 to the input of the current mirror circuit (N3, N4), so that load currents flowing through the current mirror circuit (N3, N4) are increased. As a result, the output voltage of the current mirror circuit (N3, N4), i.e., the drain voltage of the N-channel MOS transistor N4 is pulled down for the time period τ . Therefore, the gate voltage of the N-channel MOS transistor N11 is pulled down, and also, the gate voltage of the P-channel MOS transistor P11 is pulled down,

so that the voltage at the data line DL_1 is eventually increased as indicated by a solid line X2, thus rapidly converging to a voltage V_B corresponding to the digital video data DB.

5 Thus, the driving ability of the differential amplifier DA1 is enhanced by substantially increasing the load currents flowing through the current mirror circuit (N3, N4) using the switch 2415. In this case, the bias current flowing through the current source I2 is not increased, so that the
10 currents flowing through the differential pair (P5, P6) are not increased, which would reduce the power consumption.

Next, at time t_2 which belongs to third horizontal period, the digital video data D1 stored in the data register circuit 221 is decreased from DB to DC, so $D1 = DC$ and $D1' =$
15 DB. Therefore, the control enters an equilibrium state where the differential pair (N1, N2) and the differential pair (P5, P6) are imbalanced. As a result, the voltage at the data line DL_1 falls as indicated by a dotted line Y1. Additionally, in this case, when the output signal S1 of the digital comparator
20 2412 is switched from high to low, the one-shot 2414 generates a pulse signal to turn ON the switch 2416. As a result, a current is supplied from the input of the current mirror circuit (N3, N4) via the switch 2416 to the low potential side power supply line V_{DD} , so that a load current flowing through
25 the N-channel MOS transistor N4 is substantially increased. As a result, the drain voltage of the N-channel MOS transistor N4 is pulled down for the time period τ . Therefore, the gate voltage of the N-channel MOS transistor N11 is pulled up, and also, the gate voltage of the P-channel MOS transistor P11 is
30 pulled up, so that the voltage at the data line DL_1 is eventually decreased as indicated by a solid line Y2, thus rapidly converging to a voltage V_C corresponding to the digital video data DC.

Thus, the driving ability of the differential amplifier DA1 is enhanced by substantially increasing the load current flowing through the N-channel MOS transistor N4 using the switch 2416. Even in this case, the bias current flowing through the current source I2 is not increased, so that the currents flowing through the differential pair (P5, P6) are not increased, which would reduce the power consumption.

In Fig. 9, which is a detailed circuit diagram of a fifth example of the switches 2415 and 2416 and the voltage-follower-type operational amplifier 2417 of Fig. 3, the voltage-follower-type operational amplifier 241' is divided into an input stage ST1' and an output stage ST2'.

The input stage ST1' is constructed by two differential amplifiers DA1' and DA2' connected in parallel between a high potential side power supply terminal V_{DD} and a low potential side power supply terminal V_{SS} .

The differential amplifier DA1' is constructed by a differential pair formed by P-channel MOS transistors P1' and P2' having gates connected to the input terminals IN+ and IN-, respectively, and a common source connected to a current source I1', a current mirror circuit formed by N-channel MOS transistors N1' and N2', and a current mirror circuit formed by N-channel MOS transistors N3' and N4'.

In the current mirror circuit (N1', N2'), the drain of the N-channel MOS transistor N1' serves as an input and is connected to the drain of the P-channel MOS transistor P1', and the drain of the N-channel MOS transistor N2' serves as an output.

Also, the current source I1' is connected to the high potential side power supply terminal V_{DD} , while the sources of the N-channel MOS transistors N1', N2', N3' and N4' are connected to the low potential side power supply terminal V_{SS} . In this case, the N-channel MOS transistors N1' and N3'

serve as active loads of the differential amplifier DA2'.

On the other hand, the differential amplifier DA2' is constructed by a differential pair formed by N-channel MOS transistors N5' and N6' having gates connected to input
 5 terminals IN- and IN+, respectively, and a common source connected to a current source I2', and a current mirror circuit formed by P-channel MOS transistors P3' and P4'.

In the current mirror circuit (P3', P4'), the drain
 10 of the P-channel MOS transistor P3' serves as an input and is connected to the drain of the N-channel MOS transistor N5', and the drain of the P-channel MOS transistor P4' serves as an output.

Also, the current source I2' is connected to the low
 potential side power supply terminal V_{SS} , while the sources
 15 of the P-channel MOS transistors P3' and P4' are connected to the high potential side power supply terminal V_{DD} . In this case, the P-channel MOS transistors P3' and P4' serve as active loads of the differential amplifier DA2'.

The input of the current mirror circuit (P3', P4'),
 20 i.e., the drain of the P-channel MOS transistor P3' is connected to the output of the current mirror circuit (N1', N2'), i.e., the drain of the N-channel MOS transistor N1'. Also, the output of the current mirror circuit (P3', P4'), i.e., the drain of the P-channel MOS transistor P4' is connected to the
 25 output of the current mirror circuit (N3', N4'), i.e., the drain of the N-channel MOS transistor N4'.

The output stage ST2' is constructed by a single-end
 push-pull circuit formed by a P-channel MOS transistor P11'
 and an N-channel MOS transistor N11' connected in series
 30 between the high potential side power supply terminal V_{DD} and the low potential side power supply terminal V_{SS} , and a phase compensation capacitor C1' connected between the drain and gate of the P-channel MOS transistor P11'. The output voltage

of the input stage ST1', i.e., the voltage at the drains of the P-channel MOS transistor P4' and the N-channel MOS transistor N4' is supplied to the gate of the P-channel MOS transistor P11', while the output voltage of the input stage ST1' is supplied via a level shift circuit formed by P-channel MOS transistors P12' and P13' and current sources I11' and I12' to the gate of the N-channel MOS transistor N11'.

In Figs. 10, 11 and 12, which are modifications of the circuits of Figs. 6, 7, and 8, respectively, the input stage ST1 and the output stage ST2 of Figs. 6, 7 and 8 are modified to an input stage ST1' and an output stage ST2' where the N-channel MOS transistors N1, N2, ... of Figs. 6, 7 and 8 are replaced by P-channel MOS transistors P1', P2', ..., respectively, and the P-channel MOS transistors P1, P2, ... of Figs. 6, 7 and 8 are replaced by N-channel MOS transistors N1', N2', ..., respectively. Also, the current sources I1, I2, I11 and I12 and the capacitor C1 of Figs. 6, 7 and 8 are replaced by current sources I1', I2', I11' and I12' and a capacitor C1', respectively.

The operations of the circuits of Figs. 9, 10, 11 and 12 are the same those of Figs. 4, 6, 7 and 8, respectively.

Also, in Figs. 4, 6, 7, 8, 9, 10, 11 and 12, each of the N-channel MOS transistors can be replaced by an NPN-type bipolar transistor, and each of the P-channel MOS transistors can be replaced by a PNP-type bipolar transistor.

Further, in Figs. 4, 6, 7 and 8, other single-end push-pull circuits can be applied to the output stage ST2. For example, as illustrated in Fig. 13, the output stage ST2 is constructed by a single-end push-pull circuit formed by a P-channel MOS transistor P21 and an N-channel MOS transistor N21 connected in series between the high potential side power supply line V_{DD} and the low potential side power supply line V_{SS} . Also, P-channel MOS transistors P22, P23 and P24,

N-channel MOS transistors N22 and N23, and a current source I21 are provided. In this case, the P-channel MOS transistor P22 and the N-channel MOS transistor N22 form an inverter, the P-channel MOS transistor P23 and the N-channel MOS transistor N23 form an inverter, and the P-channel MOS transistor P24 and the current source I21 form an inverter. Therefore, the output voltage of the input stage ST1 is supplied via the inverter (P22, N22) and the inverter (P23, N23) to the gate of the N-channel MOS transistor N21, while the output voltage of the input stage ST1 is supplied via the inverter (P22, N22) and the inverter (P24, I21) to the gate of the P-channel MOS transistor P21.

On the other hand, in Figs. 9, 10, 11 and 12, other single-end push-pull circuits can also be applied to the output stage ST2'. For example, as illustrated in Fig. 14, the output stage ST2' is constructed by a single-end push-pull circuit formed by a P-channel MOS transistor P21' and an N-channel MOS transistor N21' connected in series between the high potential side power supply line V_{DD} and the low potential side power supply line V_{SS} . Also, P-channel MOS transistors P22' and P23', N-channel MOS transistors N22', N23' and N24', and a current source I21' are provided. In this case, the P-channel MOS transistor P22' and the N-channel MOS transistor N22' form an inverter, the P-channel MOS transistor P23' and the N-channel MOS transistor N23' form an inverter, and the P-channel MOS transistor P24' and the current source I21' form an inverter. Therefore, the output voltage of the input stage ST1 is supplied via the inverter (P22', N22') and the inverter (I21', N24') to the gate of the N-channel MOS transistor N21', while the output voltage of the input stage ST1' is supplied via the inverter (P22', N22') and the inverter (P23', N23') to the gate of the P-channel MOS transistor P21'.

As explained hereinabove, according to the present

invention, in a transient state, since the driving ability is enhanced by increasing only load currents without increasing bias currents to rapidly converge the transient state to a steady state, the power consumption can be decreased.